A surface-micromachined, multilayer, embedded conductor fabrication process is presented. The process is based on high-aspect-ratio MEMS via formation and subsequent conformal/plate-through-mold metallization. Using this process, the fabrication of epoxy-embedded, high-Q electroplated RF inductors is demonstrated. This process has two attractive features. First, the embedded nature of these interconnects and inductors allows conventional handling and packaging of inductor/interconnect/chip systems without additional mechanical consideration for the inductor structure and without its significant electrical degradation after further packaging. Second, since the embedding material forms a permanent structural feature of the device, embedding materials that would otherwise be difficult to remove during the fabrication process are instead very appropriate for this technology. The epoxy-based implementation of this technology is low temperature and compatible with post-processing on CMOS foundry-fabricated chips or wafers. Multiple solenoid-type inductors with varying numbers of turns and core-widths are fabricated on a silicon substrate using this technology. A six-turn solenoid type inductor shows an inductance of 2.6 nH and a peak Q-factor of 20.5 at 4.5 GHz.
Introduction
Many radio frequency (RF) systems, e.g. cellular phones, pagers, GPS receivers and Bluetooth transceivers, demand the integration of passive components with CMOS circuitry for compact, high performance and cost-effective system implementation. It has been demonstrated that RF inductors can be fabricated in a CMOS-compatible fashion [1] [2] [3] . An important issue for integrated RF inductors on silicon is minimization of parasitic effects, e.g., coupling capacitance between the inductors and the substrate, and losses caused by induced eddy currents in the substrate. In order to reduce substrate coupling effects, there has been much effort in substrate variation or structure modification, which includes bulk etching the silicon substrate underneath the inductors [3, 4] ; placing a patterned ground shield between the inductors and the substrate [5] ; using a high-resistivity silicon substrate or silicon-on-sapphire [6, 7] ; or out-of-plane coil approaches [8] [9] [10] . Alternatively, the substrate coupling can be reduced by placing a large dielectric gap between the inductors and the substrate. A surface micromachined solenoid-type inductor with an air gap between the coil and the substrate has been reported in [11] , and spiral-type inductors with an air gap between inductor and substrate have been reported in [12, 13] . While these inductors show good RF performance on a variety of substrates, the resultant structures suspended over the wafer or in the etched wafer may be too delicate to withstand conventional injection-molding-based or other chip packaging approaches. To increase mechanical stability and packaging compatibility of those inductors, embedding of surface micromachined RF devices during the fabrication process can be performed [14, 15] . A large gap between the inductors and the substrate requires a thick via or interconnect layer, where a vertical interconnect through the thick dielectric layer becomes a challenging issue.
In this paper, a surface micromachined epoxy-embedded conductor fabrication process for high-aspect-ratio vertical interconnect and lateral conductors is presented. The embedded vertical interconnect process uses a high-aspectratio via mold formation from photosensitive SU-8 epoxy and subsequent conformal/plate-through-mold metallization, ultimately retaining the SU-8 mold as a part of the substrate for both subsequent processing steps and ultimate packaging. As part of this process description, via fabrication techniques currently used for both back-end IC processes as well as other MEMS processes are described and compared as well.
To illustrate the process, surface micromachined epoxyembedded high-Q inductors are fabricated. The inductors combine the desirable features of: (1) being supported by both electroplated posts and a deposited thick dielectric layer, thereby separating them from the lossy silicon substrate; and (2) being embedded in the epoxy molds from which they are formed, minimizing microphonics and allowing sufficient mechanical stability such that the chips bearing the inductors can be packaged using standard injection-molding processes. An additional processing benefit from the embedded structure is that the epoxy mold used to form the inductors need not be removed in a lengthy etch step.
Surface micromachined epoxy-embedded conductors
Both active and passive integrated electrical elements are increasing in three-dimensional complexity to meet the requirements of highly compact, high-performance systems. For passive elements, devices are typically made of threedimensional multilayers. Each layer consists mainly of conductors and dielectrics, where the metallic conductors are categorized as either a lateral conductor or a vertical interconnect (via) as shown in figure 1 . The aspect ratio (height to width ratio) of the metallic via is continually increasing for two reasons: the isolating dielectric layers are increasing in thickness in order to reduce capacitive coupling or other parasitics; while the via widths are becoming narrower in order to increase integration density.
In the MEMS area, high-aspect-ratio via fabrication techniques using UV lithography and plate-through-mold technologies were applied to various electromechanical parts, such as gears [16] , magnets [17] and RF inductors [11] [12] [13] . In the plate-through-mold approach, the plating time is lengthened proportionally to the depth of the mold to fill. In addition, the mold is required to be removed after the plating, which prolongs the process time further. Moreover, removal of some polymeric molds such as polyimide or SU-8 often relies on expensive dry etching processes such as reactive ion etching (RIE) etc, which is unfavorable for a cost-effective manufacturing process, especially as the mold becomes thicker.
Recently, IBM introduced the damascene process for multi-layer interconnects using copper electroforming through an oxide mold [18] . Conformal copper electrodeposition into a nonplanar surface/trench was performed, leaving an excess of grown copper over the entire surface. This excess copper was removed by a chemical mechanical polishing (CMP) process, leaving electrodeposited copper only in the trench. The oxide layers bounding the copper were intended to remain at the end of the process. These remaining oxide layers serve as a supporting layer for the subsequent processes and provide mechanical stability to withstand later harsh packaging processes such as an injection-molding process.
In some micromachining applications, keeping the mold as a part of a device or a system is advantageous for the process as in the case of vias in IC chips discussed above. For example, Keller et al reported the HEXSIL process where molded polysilicon and molded metal in polysilicon were implemented using deeply etched silicon molds and conformal plating to make micro tweezers or other actuators [19, 20] . They used lapping and polishing processes to get rid of excess portion of metal or poly silicon. Cros et al reported a molded metal process in SU-8 for magnetic-cored spiral coils [21] , where the polymer mold was intended to remain after the process as a part of the device. They used a conformal plating process followed by a wet etching step instead of a polishing step to remove the excess metal portion. The wet etching makes a large recess in the metal portion when the via opening size is large relative to the height. For a successful via process, an aspect ratio (of height to opening) greater than 5 was recommended [21] . This effect was intentionally exploited to allow for the deposition of differing materials into different aspect ratio molds.
In contrast to these approaches, an alternative fabrication process for an embedded conductor in polymer is proposed, which is especially suitable for MEMS interconnect or RF passive component fabrication. This embedded conductor fabrication uses mold formation and a combination of two simultaneous plating processes: a conformal plating process through non-removable lower via mold and a conventional plate-through-mold process through a removable upper conductor mold. The via conductors are embedded in the mold from which they are formed and the mold is not removed after structures are completed. This eliminates a long etching step for the mold removal, which simplifies the process. Also, the electroplating to fill the via mold is carried out by conformal plating, the process duration of which does not increase with increasing via height. Finally, because the conductors are embedded in the mold, the resultant embedded conductor is mechanically strong and robust. This reduces microphonics as well as enables devices fabricated using this technique to survive subsequent electronic packaging processes (such as injection molding or other chip packaging treatments). It should also be noted that the fabrication is carried out at temperatures as low as 100
• C, which makes it compatible with post-processing on top of foundry-fabricated CMOS circuitry. 
Embedded conductor technology
The typical fabrication process uses negative tone photosensitive epoxy (SU-8, Microchem, Inc.) as the nonremovable polymer mold, negative photoresist (NR9-8000, Futurrex, Inc.) as the removable polymer mold, and copper (Cu) for electroplating. Figure 2 details the fabrication process. An SU-8 epoxy layer (ranging from a few µm to a few hundred µm depending on the application) is spincoated, baked and patterned for via definition on the substrate (figure 2(a)). The sample is treated with oxygen plasma to enhance adhesion of the subsequently-deposited seed layer. After the seed layer (Ti/Cu/Ti, 20 nm/200 nm/20 nm) is deposited using a dc-sputterer, a thick (20 µm) negative photoresist NR9-8000 is spin coated and baked ( figure 2(b) ). This thick photoresist layer may trap air in the via areas. This trapped air can expand during the baking step, making subsequent photolithography difficult; this can be avoided by baking at lower temperatures for longer times, e.g., 50
• C for 5 h. Alternatively, a dry film photoresist can be used (e.g., DuPont Riston dry film), by which upper mold patterning can be achieved even with air trapped in the underlying via holes. The mask for defining the upper electrode and the via area is aligned and exposed using UV (figure 2(c)). Note that the use of negative photoresist allows application of a uniform optical dose for the exposed regions of the removable photoresist, since the 'extra' thickness of the material that has accumulated in the vias is not UV-exposed in this process. After developing the photoresist, a double-layer mold is formed (figure 2(d)). A single electrodeposition will fill the double-layer mold simultaneously: a conformal plating process for the via mold and a conventional plate-through-mold process for the upper electrode pattern. Depending on the required aspect ratio, degassing from the via hole prior to electroplating may be useful and can be achieved by a vacuum system. Additional details regarding vacuum plating for deep trenches can be found in [22] . Non-uniform growth along with the via wall can occur due to non-uniform electric field or limited convective flow of plating solution within the deep via. Plating in a weak current density condition associated with low electric field will reduce the non-uniform growth. The current density used is approximately 5 mA cm −2 at the deposition rate of 5 to 6 µm hr −1 . The copper bath composition is given in [23] . With this condition, via aspect ratios up to 3:1 have been achieved. Various additives or surfactants can be used to obtain conformal plating along with higher aspect ratio vias or trenches (>3:1) [24] . After plating, the top photoresist (NR9-8000) is dissolved in acetone or PR remover (RR4, Futurrex, Inc.). The seed layer (Ti/Cu/Ti) is time-etched using a diluted hydrofluoric acid (5%) for titanium etching and a sulfuricacid-based copper etchant (H 2 SO 4 :H 2 O 2 :DI water =1:1:10) for copper etching to complete the process (figure 2(e)). The SU-8 mold surrounding the via as well as the electroplated Cu structure remain. Note that both the via post and the SU-8 mold will strengthen mechanical stability for the upper structures, serving as a platform for the next layer processes.
Fabrication processes for various via schemes are sketched and compared in figure 3 in the case of one via and one upper conducting layer configuration. The characteristics of each process are summarized in table 1. Figure 4 shows a fabricated three-layer embedded structure. The first lower conductor and the second via conductor are embedded in SU-8 while the third upper conductor is not embedded. The vias show concave patterns, which appear after the conformal plating when the via hole is relatively wider than the plating thickness. Those concave via conductors should not exhibit poorer RF performance than their solid-via counterparts as long as the plated metal is thicker than several skin depths in the frequency range of interest, since current is confined to the outermost surface due to the skin effect in the RF frequency range. Using this approach, a variety of multilayer embedded RF components can be implemented, such as inductors, capacitors and waveguides.
The embedding material used here was SU-8, but this approach is not restricted to SU-8. Various polymers (whether photodefinable or not) such as other epoxies, polyimide, polymethylmethacrylate (PMMA), polydimethylsiloxane (PDMS), benzocyclobutene (BCB), polyurethane (PU), liquid crystalline polymer (LCP) and others can be used for the molding material.
Non-photodefinable polymer can be patterned by way of dry etching.
The thickness of the polymer layer can be in the range of several µm to several hundred µm. Note that the deposition time using conformal metal deposition is independent of the via layer thickness. This process is low temperature and compatible with an underlying CMOS process. 
Embedded inductors
Schematics and cross-sectional views of solenoid-type, toroidtype, spiral-type and meander-type inductors compatible with embedded conductor technology are shown in figure 5 . Among these configurations, a solenoid-type inductor is developed because the magnetic flux produced by the inductor is parallel to the substrate, thereby reducing substrate interaction. The schematic of an embedded solenoid inductor is shown in figure 6 , where the embedding polymer layer is omitted in figure 6(a) for the purpose of structural clarity and is presented in figure 6 been designed and analyzed using an inductance calculation program, MEMCAD [25] . The main considerations for the design are: (1) to reduce coupling effects between the silicon (Si) substrate and the coil by separating them by a substrate gap g; and (2) to reduce turn-to-turn stray capacitance between the lines by orienting the lines in parallel [11] and by adjusting the spacing between lines s and the layer-to-layer core height h. In the final design, a line spacing s, a core height h and a gap g of 60 µm, 40 µm and 25 µm, respectively, have been used. The thickness t of the metal layers is 10 µm and the line width w of the coil is 20 µm. Since the skin depths of copper at 1 GHz and 10 GHz are approximately 2 µm and 0.66 µm, respectively, the designed w and t are not a limiting factor for high-Q inductors. In addition, inductors with varying numbers of turns and varying solenoid core width w c have been analyzed. To enable electrical probing of the test inductors, extended pads are designed since the inductor structure itself will be inaccessibly embedded in epoxy. The inductor fabrication process follows the embedded conductor process discussed in the previous section, and is described in detail in figure 7 . A 10 µm thick copper layer for ground and signal lines is patterned using a seed layer deposition and subsequent electrodeposition step, followed by removal of the seed layer using timed etching. An SU-8 epoxy layer (25 µm) is spin coated and patterned for the first via definition ( figure 7(b) ). After seed layers (Ti/Cu/Ti) are deposited using a dc-sputterer, a thick (10 µm) negative photoresist NR9-8000 is spin coated and patterned for the lower metal layer of the coil and the first via hole ( figure 7(c) ). Two metal layers (the first via hole and the coil lower metal layer) are formed simultaneously with a single electroplating step. After the first electroplating, the photoresist mold and seed layers are removed, but the SU-8 mold surrounding the via as well as the electroplated Cu structure remains. Note that both the via post and the SU-8 mold mechanically support the entire solenoid coil thereafter ( figure 7(d) ). Steps (b) through (d) are repeated for the next via (40 µm thick) and the coil upper metal layer. Note that the core of the embedded inductor is filled with SU-8 ( figure 7(e) ). Since the core of the inductor has already been filled, and is mechanically robust, the inductance and Q-factor of the inductor are not expected to change after a subsequent packaging process, such as plastic injection molding. However, the electrical properties of the epoxy may influence the inductor properties in this configuration. Figure 8 shows photomicrographs of fabricated test inductors on silicon substrate with resistivity of 5-10 cm. An inductor 'library' consisting of devices with various number of coil turns (3, 6, 9 and 12) and various core width (100 µm, 200 µm, 300 µm and 400 µm) is shown in figure 8 (a). (Note that the inductors with 400 µm core width are not captured in this figure due to a limited camera span.) A top view and an oblique view of a 6 turn inductor with a core width of 300 µm are shown in figures 8(b) and (c), respectively. Since epoxy is transparent, the embedded metal part as well as the exposed metal part can be seen. The brighter and the darker metal parts in figure 8(b) are exposed metal and embedded metal portions, respectively.
Figures 9(a) and (b) show SEM views of a fabricated six-turn embedded inductor. In figure 9 (a), the exposed metal probe pads and upper metal of the coil can be seen while the embedded part cannot because the electron beam does not penetrate through the SU-8 epoxy to give an image. Note that the SEM image has been taken without applying a thin metal coating over the structure in this case and the nonuniform charge distribution results in a discoloration on the SU-8 surface. Figure 9(b) shows an SEM view of the device after the embedding epoxy has been etched away for clarity. The solenoid coil is 25 µm above the Si substrate. The coil width w is 20 µm, the turn-to-turn pitch p (=w + s) is 80 µm, and the height of the solenoid core h c (=h + t) (i.e., the distance between the center of the lower metal layer of the coil and the center of the upper metal layer of the coil) is 50 µm. The via has a cross section of 25 µm × 30 µm.
Testing and results
S-parameter measurement of the embedded inductors is carried out in the frequency range of 100 MHz to 10 GHz using an HP8510C vector network analyzer with standard air coplanar G-S-G probe tips (150 µm pitch) (Cascade Microtech) after a standard SOLT calibration. Inductance and Q-factor are extracted from the measured S-parameters [26] . Figure 10 shows the measured inductance and Q-factor of an embedded test inductor with six turns and a core width, w c , of 400 µm. The peak Q-factor and inductance at 4.5 GHz are 20.5 and 2.6 nH, respectively. The measured data have been compared with MEMCAD simulation results for the same geometry. The inductance results of measurement and simulation are consistent up to 6 GHz. The inductance for an ideal solenoid coil can be expressed in equation (1) .
where N is the number of turns, µ c is the core permeability, w c is the core width, h c is the core height, and l c is the core length. The micromachined solenoid-type inductor is not ideal in the sense that the core is not cylindrical in shape, and the wire is not wound closely enough to have the magnetic flux only inside the core. In addition, the geometric constraint of a single coil winding yields a linear relationship between pitch and core length such as l c = Np. As a result, the inductance for the micromachined solenoid-type inductors can be written as
where κ is a constant of proportionality which is determined experimentally, and the geometric substitution l c = Np, where p is the turn-to-turn pitch, has been made. Figure 11 shows the measured inductance and Q-factor, and simulated inductance, of six-turn inductors at 4.5 GHz as functions of core width (100 µm, 200 µm, 300 µm and 400 µm). The inductance values calculated from equation (2) are plotted with proportionality constant of 1.35, which gives good agreement with measured data. A similar analysis for number of turns with a core width of 200 µm is shown in figure 12 , with a proportionality constant of 1.25. The agreement of the data with simulation as well as the lumpedelement equation (2) indicates that the inductors formed from the embedded conductor process are performing as expected. Given an inductor height and a turn-to-turn pitch defined by a fabrication constraint, inductors with large inductance (e.g. 5-10 nH) can be achieved by increasing number of turns or increasing core width as projected by equation (2) . 
Discussion
A simplified lumped element model for an inductor is shown in figure 13 , where L represents inductance, R esr equivalent series resistance, and C p parasitic capacitance. Capacitance between the probe pads and the substrate is not included in this model and C p is mainly attributed to the stray capacitance between neighboring conductors. R esr includes dc loss and RF loss of conductors, eddy current loss of the conductive substrate, and dielectric loss of the polymer between the conductors. The Q-factor for this circuit is given in equation (3) for frequencies up to and including the self-resonance frequency [27] :
where
, ω is angular operating frequency, and f and f r are operating frequency and resonant frequency, respectively. When the parasitic capacitance is small, the Q-factor is approximately equal to Q 0 , which is the case of a purely inductive-resistive circuit. The presence of the parasitic capacitance causes the Q-factor to be reduced from Q 0 to Q and also self-resonance to occur.
When the inductor is embedded in polymer, the device Q-factor is affected by the presence of polymer surrounding it. First, the parasitic capacitance increases due to the increased dielectric constant of the material (e.g. relative dielectric constant of SU-8 is 3-4 [28] ), resulting in a decrease in the overall Q-factor. Second, the additional dielectric loss of the polymer (e.g. loss tangent of SU-8 is greater than 0.08 [29] ) will contribute to an increase of R esr , also resulting in decrease of the overall Q-factor. This kind of degradation can be reduced by using a dielectric material with low dielectric constant and low dielectric loss as a molding material such as BCB (ε r = 2.65, loss tan = 0.0008) [30] or LCP (ε r = 2.9, loss tan = 0.002) [31] .
Further increasing the gap between the inductor and the substrate can reduce not only parasitic capacitance between the inductor and the substrate, but also the magnetic flux linkage to the lossy substrate, resulting in improved Q-factor. Also, given fabrication-constrained shapes for cross-sectional core areas, a square cross section of the inductor core is preferred to a wide rectangular-shaped core to achieve a high Q-factor device. The inductor geometry (line width, pitch and height to width ratio etc) could be further optimized. More details regarding the geometry issue can be found in [27] . Table 2 shows a property comparison of spiral and solenoid inductors on a silicon substrate in terms of Qfactor, inductance and the device footprint etc. Solenoidtype inductors in this work consume relatively large area compared to spiral-type inductors. But such solenoid inductors can be placed directly over the circuitry (thus consuming no additional space) while simultaneously minimizing magnetic and parasitic interaction with the underlying circuitry and substrate. An alternative approach that maintains these desirable features would be a spiral inductor with a sufficiently large inductor-to-substrate gap as shown in figure 5(c). 
Conclusions
A surface micromachined multi-layer embedded conductor fabrication technique has been demonstrated using SU-8 as a permanent mold material, NR9-8000 as a removable mold material, and copper as an electroplating material. Two layers of conductors (a vertical via conductor and a lateral conductor) are formed simultaneously in a single electroplating step, combining conformal plating over an uneven surface with plate-through-mold process for the upper lateral electrode. The process requires fewer electroplating steps and does not require removal of the via mold, thereby contributing both to fabrication cost reduction as well as increased mechanical strength and stability of the structures. This increased stability will allow these surface micromachined devices to withstand subsequent harsh packaging steps. To illustrate the process, embedded solenoid-type inductors are fabricated using a multilayer embedded conductor fabrication process. They are characterized in the RF range of 100 MHz to 10 GHz, showing high quality RF performance. A six-turn inductor shows Qfactor of 20.5 at 4.5 GHz with 2.6 nH on a normal silicon substrate. This fabrication technique can be applied to 3-D implementation of various passive RF components, radiating structures, and MEMS interconnects.
